Ayatallah Elakhras

Edit profile

ayatallah.elakhras@epfl.ch +41 21 693 90 88 https://ayaelakhras.github.io/

Linkedin ID

Google Scholar ID

EPFL IC IINFCOM LAP
INF 134 (Bâtiment INF)
Station 14
1015 Lausanne

+41 21 693 90 88
Office: INF 134
EPFL > IC > IINFCOM > LAP

Web site: Web site: https://lap.epfl.ch/

EPFL > ETU > EDOC > EDIC

vCard
Administrative data

Fields of expertise

High-level Synthesis
Dataflow Architecture
Compilers

Biography

Ayatallah is a Ph.D. student in the Processor Architecture Laboratory, advised by Professor Paolo Ienne. Between October 2023 and March 2024, she did an internship at AMD in the Research and Advanced Development team, under the supervision of Dr. Kristof Denolf. She received a B.Sc. degree in Computer Engineering from the American University in Cairo, Egypt in 2020 and started her Ph.D. in the same year.

Her research interests include dataflow architecture, electronic design automation and compilers. Her current research focuses on optimizing dataflow circuits generated for dynamically scheduled high-level synthesis.

Awards

Google PhD Fellowship

2024

EPFL EDIC Doctoral Fellowship

2020

Publications

Selected publications

Ayatallah Elakhras, Andrea Guerrieri, Lana Josipović, and Paolo Ienne In Proceedings of the 32nd ACM/SIGDA Intl. Symposium on Field Programmable Gate Arrays	Survival of the Fastest: Enabling More Out-of-Order Execution in Dataflow Circuits
Ayatallah Elakhras, Riya Sawhney, Andrea Guerrieri, Lana Josipović, and Paolo Ienne In Proceedings of the 31st ACM/SIGDA Intl. Symposium on Field Programmable Gate Arrays	Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits
Ayatallah Elakhras, Andrea Guerrieri, Lana Josipović, and Paolo Ienne In Proceedings of the 32nd International Conference on Field‐Programmable Logic and Applications	Unleashing Parallelism in Elastic Circuits with Faster Token Delivery