Giovanni Ansaloni
Web site: Site web: https://esl.epfl.ch
Publications
Publications Infoscience
Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays.
2008. Symposium on Application Specific Processors, 2008. (SASP08), Anaheim, California, USA, 8-9 June 2008. p. 26-33. DOI : 10.1109/SASP.2008.4570782.Compiling custom instructions onto expression-grained reconfigurable architectures
2008. international conference on Compilers, architectures and synthesis for embedded systems (CASES), Atlanta, Georgia, USA, October 19-24, 2008. p. 51-60. DOI : 10.1145/1450095.1450106.Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration.
2009. Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09, Nice, France, 20-24 April 2009. p. 542-547. DOI : 10.1109/DATE.2009.5090723.Architectural Exploration and Scheduling Methods for Coarse Grained Reconfigurable Arrays
Università della Svizzera italiana (Lugano, Switzerland), 2011.Slack-aware scheduling on Coarse Grained Reconfigurable Arrays
2011. Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2011. p. 1-4. DOI : 10.1109/DATE.2011.5763323.EGRA: A Coarse Grained Reconfigurable Architectural Template
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2011. DOI : 10.1109/TVLSI.2010.2044667.Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2012. DOI : 10.1109/Tcad.2012.2209886.IcyHeart: Highly integrated ultra-low-power SoC solution for unobtrusive and energy efficient wireless cardiac monitoring
2012. IEEE 12th International Conference on BioInformatics and BioEngineering (BIBE 2012), Larnaca, Cyprus, November 11-13, 2012. p. 105-109. DOI : 10.1109/BIBE.2012.6399716.Embedded Real-Time ECG Delineation Methods: a Comparative Evaluation
2012. IEEE 12th International Conference on BioInformatics and BioEngineering (BIBE 2012), IEEE Press, Larnaca, Cyprus, November 11-13, 2012. p. 99-104. DOI : 10.1109/BIBE.2012.6399715.A Methodology for Embedded Classification of Heartbeats Using Random Projections
2013. DATE2013, Grenoble, France, March 18-22, 2013. p. 899-904. DOI : 10.7873/DATE.2013.189.Synchronizing Code Execution on Ultra-Low-Power Embedded Multi-Channel Signal Analysis Platforms
2013. The Design, Automation and Test in Europe (DATE), 2013, Grenoble, France. p. 396-399. DOI : 10.7873/DATE.2013.090.Early Classification of Pathological Heartbeats on Wireless Body Sensor Nodes
Sensors. 2014. DOI : 10.3390/s141222532.Ultra-Low Power Design of Wearable Cardiac Monitoring Systems
2014. 51st ACM/EDAC/IEEE Design Automation Conference (DAC). DOI : 10.1145/2593069.2596691.Risk Assessment of Atrial Fibrillation: a Failure Prediction Approach
Computers in Cardiology. 2014.Hardware-Software Inexactness in Noise-aware Design of Low-Power Body Sensor Nodes
2014. Designing with Uncertainty - Opportunities & Challenges, York, United Kingdom, March 17-19 , 2014.Power-Efficient Joint Compressed Sensing of Multi-Lead ECG Signals
2014. 39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014), Florence, Italy, May 5-9 2014. p. 4409-4412. DOI : 10.1109/ICASSP.2014.6854435.Ultra-Low Power Design of Wearable Cardiac Monitoring Systems
2014. IEEE/ACM 2014 Design Automation Conference (DAC), San Francisco, CA, USA, June 1-5, 2014. p. 140-145. DOI : 10.1145/2593069.2596691.Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes
2014. IEEE/ACM 2014 Design Automation and Test in Europe (DATE) Conference, Dresden, Germany, March 24-28, 2014. p. 50-55. DOI : 10.7873/DATE.2014.181.Method for detecting abnormalities in an electrocardiogram
US9468386 ; US2015257668 . 2015.Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices
2015. IEEE Annual Symposium on VLSI 2015 (ISVLSI 2015), Montpellier, France, July 8-10, 2015. p. 173-180. DOI : 10.1109/ISVLSI.2015.46.Nano-Engineered Architectures for Ultra-Low Power Wireless Body Sensor Nodes
2016. CODES-ISSS 2016, Pittsburgh, USA, 01-06.10.2016. DOI : 10.1145/2968456.2968464.A Multi-Core Reconfigurable Architecture for Ultra-Low Power Bio-Signal Analysis
2016. Biomedical Circuits and Systems (BioCAS), Shanghai, China, October 17-19, 2016. p. 416-419. DOI : 10.1109/BioCAS.2016.7833820.Inexact-Aware Architecture Design for Ultra-Low Power Bio-Signal Analysis
IET Computers & Digital Techniques. 2016. DOI : 10.1049/iet-cdt.2015.0194.An Inexact Ultra-low Power Bio-signal Processing Architecture With Lightweight Error Recovery
ACM Transactions on Embedded Computing Systems. 2017. DOI : 10.1145/3126565.An Inexact Ultra-low Power Bio-signal Processing Architecture With Lightweight Error Recovery
2017. CODES+ISSS: International Conference on Hardware/Software Codesign and System Synthesis, Seoul, South Korea, October 15-20, 2017.HEAL-WEAR: an Ultra-Low Power Heterogeneous System for Bio-Signal Analysis
IEEE Transactions on Circuits and Systems I: Regular Papers. 2017. DOI : 10.1109/Tcsi.2017.2701499.A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing
IEEE Transactions on Computers. 2017. DOI : 10.1109/TC.2016.2610426.Heterogeneous and Inexact: Maximizing Power Efficiency of Edge Computing Sensors for Health Monitoring Applications
2018. The International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 27-30, 2018. DOI : 10.1109/ISCAS.2018.8351595.Tailoring SVM Inference for Resource-Efficient ECG-Based Epilepsy Monitors
2019. Design, Automation & Test in Europe Conference (DATE), Florence, Italy, 25-29 March 2019. p. 948-951. DOI : 10.23919/DATE.2019.8714858.i-DPs CGRA: An Interleaved-Datapaths Reconfigurable Accelerator for Embedded Bio-signal Processing
IEEE Embedded Systems Letters (ESL). 2019. DOI : 10.1109/LES.2018.2849267.DB4HLS: A Database of High-Level Synthesis Design Space Explorations
Ieee Embedded Systems Letters. 2021-12-01. DOI : 10.1109/LES.2021.3066882.Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence
2021. 67th Annual IEEE International Electron Devices Meeting (IEDM 2021), San Francisco, California, USA, December 11-15, 2021. p. 15.6.1-15.6.4. DOI : 10.1109/IEDM19574.2021.9720572.Exact Neural Networks from Inexact Multipliers via Fibonacci Weight Encoding
2021. 58th Design Automation Conference (DAC), San Francisco, California, USA, December 5-9, 2021. p. 805-810. DOI : 10.1109/DAC18074.2021.9586245.Running Efficiently CNNs on the Edge Thanks to Hybrid SRAM-RRAM In-Memory Computing
2021-02-01. DATE 2021 Design, Automation and Test in Europe Conference, Virtual Conference and Exhibition, February 1-5, 2021. p. 1881-1886. DOI : 10.23919/DATE51398.2021.9474233.A Flexible In-Memory Computing Architecture for Heterogeneously Quantized CNNs
2021-07-07. IEEE Computer Society Annual Symposium on VLSI, Tampa, Florida, USA (Virtual), July 7-9, 2021. p. 164-169. DOI : 10.1109/ISVLSI51109.2021.00039.A hardware/software co-design vision for deep learning at the edge
IEEE Micro. 2022. DOI : 10.1109/MM.2022.3195617.Full System Exploration of On-Chip Wireless Communication on Many-Core Architectures
2022. 2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS), Santiago de Chile, Chile, March 1-4, 2022. p. 1-4. DOI : 10.1109/LASCAS53948.2022.9893905.An Accuracy-Driven Compression Methodology to Derive Efficient Codebook-Based CNNs
2022. IEEE International Conference on Omni-Layer Intelligent Systems (COINS), Barcelona, Spain, August 1-3, 2022. DOI : 10.1109/COINS54846.2022.9854986.Thermal and Voltage-Aware Performance Management of 3D MPSoCs with Flow Cell Arrays and Integrated SC Converters
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). 2022. DOI : 10.1109/TCAD.2022.3168257.A Formal Framework for Maximum Error Estimation in Approximate Logic Synthesis
Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems. 2022-04-01. DOI : 10.1109/TCAD.2021.3075651.Thermal and Power-Aware Run-Time Performance Management of 3D MPSoCs with Integrated Flow Cell Arrays
2022. 32nd Great Lakes Symposium on VLSI (GLSVLSI 2022), Irvine, California, USA, June 6-8, 2022. DOI : 10.1145/3526241.3530309.INCLASS: Incremental Classification Strategy for Self-Aware Epileptic Seizure Detection
2022-03-23. Design Automation and Test in Europe Conference (DATE2022), Grenoble, France, March 16-23, 2022. p. 1449-1454. DOI : 10.23919/DATE54114.2022.9774713.Error Resilient In-Memory Computing Architecture for CNN Inference on the Edge
2022-06-07. Great Lakes Symposium on VLSI 2022 (GLSVLSI ’22), Irvine, California, USA, June 6-8, 2022. DOI : 10.1145/3526241.3530351.Using Algorithmic Transformations and Sensitivity Analysis to Unleash Approximations in CNNs at the Edge
MDPI Micromachines - Special Issue "Hardware-Friendly Machine Learning and Its Applications". 2022-07-19. DOI : 10.3390/mi13071143.ALPINE: Analog In-Memory Acceleration with Tight Processor Integration for Deep Learning
IEEE Transactions on Computers (TC). 2022-12-09. DOI : 10.1109/TC.2022.3230285.Cross Layer Design for the Predictive Assessment of Technology-Enabled Architectures
2023-01-01. Design, Automation and Test in Europe Conference and Exhibition (DATE), Antwerp, BELGIUM, Apr 17-19, 2023. DOI : 10.23919/DATE56975.2023.10136923.Overflow-free compute memories for edge AI acceleration
2023. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2023), Hamburg, Germany, September 17-22, 2023. DOI : 10.1145/3607888.3609284.Bit-Line Computing for CNN Accelerators Co-Design in Edge AI Inference
IEEE Transactions on Emerging Topics in Computing. 2023. DOI : 10.1109/TETC.2023.3237914.System-Level Exploration of In-Package Wireless Communication for Multi-Chiplet Platforms
2023. 28th Asia and South Pacific Design Automation Conference (ASPDAC '23), Tokyo, Japan, January 16-19, 2023. DOI : 10.1145/3566097.3567952.TiC-SAT: Tightly-coupled Systolic Accelerator for Transformers
2023-01-16. ASP-DAC 2023, Tokyo, Japan, January 16-19, 2023. DOI : 10.1145/3566097.3567867.Enseignement & Phd
Enseignement
Electrical and Electronics Engineering
Doctorants
Wang Yuxuan,Cours
Lab on app development for tablets and smartphones
(Fiche de cours pas encore validée par la section)