Mirjana's main research interests include electronic design automation, reconfigurable computing, electromagnetic-compatibility and signal-integrity issues, and hardware security.
Mirjana Stojilović serves on the program committee of the FPGA, FPL, and FCCM conferences and as a reviewer for IEEE TCAD, TVLSI, TC, TEMC, IEEE Access and ACM TRETS. She received the Best Paper Award at 2016 International Symposium on Electromagnetic Compatibility (EMC Europe 2016), Young Scientist Award at 33rd International Conference on Lightning Protection (ICLP2016), and the Young Author Best Paper Award at the 20th Telecommunication Forum in Belgrade (TELFOR 2012). In 2015, the EPFL School of Computer and Communication Sciences (IC) presented her with the Teaching Award.
Shared FPGAs and the Holy Grail: Protections against Side-Channel and Fault Attacks2021-02-04. DATE 2021 Design, Automation and Test in Europe, Virtual, February 1-5, 2021.
Nonintrusive and Adaptive Monitoring for Locating Voltage Attacks in Virtualized FPGAs2020-12-01. International Conference on Field-Programmable Technology, Maui, HI, USA (Virtual conference), December 9-11, 2020.
X-Attack: Remote Activation of Satisfiability Don’t-Care Hardware Trojans on Shared FPGAs2020-08-31. The International Conference on Field-Programmable Logic and Applications (FPL), August 31 - September 4, 2020.
Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?2020-03-09. Design, Automation and Test in Europe (DATE), Grenoble, France, March 9-13, 2020. p. 1007-1010.
A machine learning approach for power gating the FPGA routing network2019-12-11. 2019 International Conference on Field-Programmable Technology (ICFPT), Tianjin, China, December 9-13, 2019. p. 10-18.
FPGA-Assisted Deterministic Routing for FPGAs2019-05-20. 2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Rio de Janeiro, Brasil, May 20-24, 2019. p. 155-162. DOI : 10.1109/IPDPSW.2019.00034.
Timing Violation Induced Faults in Multi-Tenant FPGAs2019-03-25. Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, ITALY, Mar 25-29, 2019. p. 1745-1750.
Development of a Lightning Location System Based on Electromagnetic Time Reversal: Technical Challenges and Expected Gain2018. 2018 International Lightning Detection Conference (ILDC), Fort Lauderdale, FL, USA, March 12-15, 2018.
Parallel FPGA routing: Survey and challenges2017-01-01. 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, September 4-8, 2017. p. 1-8. DOI : 10.23919/FPL.2017.8056782.
Lightning Location Systems and Interstroke Intervals: Effects of Imperfect Detection Efficiency2016. 33rd International Conference on Lightning Protection (ICLP), Estoril, Portugal, September 25-30, 2016.
Protection Strategy against IEMI for Wireless Communication Infrastructures2016. 2016 International Symposium on Electromagnetic Compatibility - EMC Europe, Wroclaw, Poland, September 5-10, 2016. p. 455-460.
Evaluation of The Electric-Field Transfer Functions Between IEMI Sources and Banking IT Equipment2015. Joint IEEE International Symposium on EMC and EMC Europe, Dresden, Germany, August 16-22, 2015.
The European Project STRUCTURES: Challenges and Results2015. Joint IEEE International Symposium on EMC and EMC Europe, Dresden, Germany, August 16-22, 2015.
A Comparator-based Technique for Identification of Intentional Electromagnetic Interference Attacks2014. International Symposiumm on Electromagnetic Compatibility - EMC Europe 2014, Gothenburg, Sweden, September 1-4, 2014.
Influence of LLS Detection Efficiency on the Measured Distribution of Interstroke Intervals2014. American Electromagnetics International Symposium (AMEREM), Albuquerque, New Mexico, USA, July 27-31, 2014.
Selective Flexibility: Creating Domain-Specific Reconfigurable ArraysIeee Transactions On Computer-Aided Design Of Integrated Circuits And Systems. 2013. DOI : 10.1109/Tcad.2012.2235127.
Teaching & PhD
Semester and Diploma Projects
Our current project ideas can be found on this link, but these are not the only topics we'd be happy to work on. If interested to hear more, don't hesitate to contact me; I'd be happy to try to find other topics that would be of mutual interest.
Students who are currently doing their semester projects under my supervision:
* Anton Hosgood: Titan benchmark suite: From VTR to Xilinx FPGAs
* Léa Michelaud: Threshold Implementation of a Block Cipher
Students who completed their semester projects or MSc Theses under my supervision:
-- MSc Thesis, Hédi Fendri: ML-based side-channel analysis and disassembly of hardware Root of Trust (Recipient of the Omega Student Award)
-- Cédric Holzl: Secure routing against crosstalk-attacks on FPGAs
-- Morten Petersen: Xilinx Series-7 FPGA Routing Architecture Analysis
-- Gaietan Renault: Experimental comparison of voltage sensors on FPGAs
-- Markus Ding: Parallel FPGA Router compatible with VPR 8.0
-- Dorian Ros: Mutual Information analysis of an FPGA implementation of the AES encryption algorithm
-- Mathieu Caboche: GPU acceleration of electromagnetic time-reversal algorithm
-- Sacha Coppey: Design and performance evaluation of dataflow-enabled domain-specific CGRAs
-- Ahmed Ben Haj Yahia: Customizing FPGA Designs using RapidWright
-- Alexandre Abbey: Differential power analysis attack on an FPGA omplementation of AES algorithm
-- Robin Mamie: Designing a multicycle processor in Chisel
-- Frédéric Gessler: A shared-memory parallel implementation of the RePlAce global cell placement algorithm
-- Markus Ding: FPGA Trojan for controlled voltage drop injection
-- Ugo Damiano: Step response characterization of FPGA power delivery networks
-- MSc Thesis, Dario Korolija: FPGA-based hardware acceleration of FPGA routing
-- Alex Ferragni: Attack on Altera FPGAs using bitstreams
-- Martin Chatton: Parallel FPGA routing using recursive net-partitioning