Mirjana Stojilovic
Scientist
mirjana.stojilovic@epfl.ch +41 21 693 52 98
EPFL IC IINFCOM PARSA
INJ 235 (Bâtiment INJ)
Station 14
CH-1015 Lausanne
Web site: Web site: https://parsa.epfl.ch/
+41 21 693 52 98
EPFL > IC > IC-SIN > SIN-ENS
Web site: Web site: https://sin.epfl.ch
+41 21 693 52 98
EPFL > IC > IC-SSC > SSC-ENS
Web site: Web site: https://ssc.epfl.ch
Biography
Mirjana Stojilović received the Dipl. Ing. and Ph.D. degrees from the School of Electrical Engineering, University of Belgrade, in 2006 and 2013, respectively. From 2010 to 2013, she was collaborating with the Processor Architecture Laboratory at EPFL, visiting periodically as a Guest Researcher. From 2013 to 2016, she was working at the University of Applied Sciences Western Switzerland as a senior researcher, and at EPFL as a lecturer. She joined Parallel Systems Architecture Lab at EPFL in October 2016.
Mirjana's main research interests include electronic design automation, reconfigurable computing, electromagnetic-compatibility and signal-integrity issues, and hardware security.
Mirjana Stojilović serves on the program committee of the FPGA, FPL, and FCCM conferences and as a reviewer for IEEE TCAD, TVLSI, TC, TEMC, IEEE Access and ACM TRETS. She received the Best Paper Award at 2016 International Symposium on Electromagnetic Compatibility (EMC Europe 2016), Young Scientist Award at 33rd International Conference on Lightning Protection (ICLP2016), and the Young Author Best Paper Award at the 20th Telecommunication Forum in Belgrade (TELFOR 2012). In 2015, the EPFL School of Computer and Communication Sciences (IC) presented her with the Teaching Award.
Mirjana's main research interests include electronic design automation, reconfigurable computing, electromagnetic-compatibility and signal-integrity issues, and hardware security.
Mirjana Stojilović serves on the program committee of the FPGA, FPL, and FCCM conferences and as a reviewer for IEEE TCAD, TVLSI, TC, TEMC, IEEE Access and ACM TRETS. She received the Best Paper Award at 2016 International Symposium on Electromagnetic Compatibility (EMC Europe 2016), Young Scientist Award at 33rd International Conference on Lightning Protection (ICLP2016), and the Young Author Best Paper Award at the 20th Telecommunication Forum in Belgrade (TELFOR 2012). In 2015, the EPFL School of Computer and Communication Sciences (IC) presented her with the Teaching Award.
Publications
Infoscience publications
Infoscience
X-Attack: Remote Activation of Satisfiability Don’t-Care Hardware Trojans on Shared FPGAs
2020-08-31. The International Conference on Field-Programmable Logic and Applications (FPL), August 31 - September 4, 2020.Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?
2020-03-09. Design, Automation and Test in Europe (DATE), Grenoble, France, March 9-13, 2020.Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs
2020-02-23. 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020), Seaside, California, USA, February 23-25, 2020. DOI : 10.1145/3373087.3375318.Closing Leaks: Routing Against Crosstalk Side-Channel Attacks
2020-02-23. 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2020), Seaside, California, USA, February 23-25, 2020. DOI : 10.1145/3373087.3375319.A Shared-Memory Parallel Implementation of the RePlAce Global Cell Placer
2020-01-08. 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems (VLSID), Bangalore, India, January 4-8, 2020. DOI : 10.1109/VLSID49098.2020.00031.A machine learning approach for power gating the FPGA routing network
2019-12-11. 2019 International Conference on Field-Programmable Technology (ICFPT), Tianjin, China, December 9-13, 2019. p. 10-18.Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey
2019-09-08. 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, Spain, September 9 - 13, 2019. DOI : 10.1109/FPL.2019.00039.FPGA-Assisted Deterministic Routing for FPGAs
2019-05-20. 2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Rio de Janeiro, Brasil, May 20-24, 2019. p. 155-162. DOI : 10.1109/IPDPSW.2019.00034.Timing Violation Induced Faults in Multi-Tenant FPGAs
2019-03-25. Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, ITALY, Mar 25-29, 2019. p. 1745-1750.Deterministic Parallel Routing for FPGAs based on Galois Parallel Execution Model
2018-01-01. 28th International Conference on Field Programmable Logic and Applications (FPL), Dublin, IRELAND, Aug 26-31, 2018. p. 21-25. DOI : 10.1109/FPL.2018.00011.Development of a Lightning Location System Based on Electromagnetic Time Reversal: Technical Challenges and Expected Gain
2018. 2018 International Lightning Detection Conference (ILDC), Fort Lauderdale, FL, USA, March 12-15, 2018.Parallel FPGA routing: Survey and challenges
2017-01-01. 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, September 4-8, 2017. p. 1-8. DOI : 10.23919/FPL.2017.8056782.Lightning Location Systems and Interstroke Intervals: Effects of Imperfect Detection Efficiency
2016. 33rd International Conference on Lightning Protection (ICLP), Estoril, Portugal, September 25-30, 2016.Protection Strategy against IEMI for Wireless Communication Infrastructures
2016. 2016 International Symposium on Electromagnetic Compatibility - EMC Europe, Wroclaw, Poland, September 5-10, 2016. p. 455-460.Evaluation of The Electric-Field Transfer Functions Between IEMI Sources and Banking IT Equipment
2015. Joint IEEE International Symposium on EMC and EMC Europe, Dresden, Germany, August 16-22, 2015.The European Project STRUCTURES: Challenges and Results
2015. Joint IEEE International Symposium on EMC and EMC Europe, Dresden, Germany, August 16-22, 2015.A Comparator-based Technique for Identification of Intentional Electromagnetic Interference Attacks
2014. International Symposiumm on Electromagnetic Compatibility - EMC Europe 2014, Gothenburg, Sweden, September 1-4, 2014.Influence of LLS Detection Efficiency on the Measured Distribution of Interstroke Intervals
2014. American Electromagnetics International Symposium (AMEREM), Albuquerque, New Mexico, USA, July 27-31, 2014.Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays
Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems. 2013. DOI : 10.1109/Tcad.2012.2235127.Other publications
Teaching & PhD
Teaching
Computer Science
Communication Systems
PhD Programs
Semester and Diploma Projects
If you are passionate about computer architecture, FPGAs, hardware security, machine learning, side-channel attacks, cloud computing, parallel CPU/FPGA/GPU computing, or embedded system design, contact me by e-mail and I'll come back to you with a topic that would fit your interests and our current research needs.
Students who are currently doing their semester projects under my supervision:
* Cédric Holzl: Secure routing against crosstalk-attacks on FPGAs
* Morten Petersen: Xilinx Series-7 FPGA Routing Architecture Analysis
* Gaietan Renault: Experimental comparison of voltage sensors on FPGAs
* Markus Ding: Parallel FPGA Router compatible with VPR 8.0
Students who completed their semester projects under my supervision:
2019/20:
-- Dorian Ros: Mutual Information analysis of an FPGA implementation of the AES encryption algorithm
-- Mathieu Caboche: GPU acceleration of electromagnetic time-reversal algorithm
-- Sacha Coppey: Design and performance evaluation of dataflow-enabled domain-specific CGRAs
-- Ahmed Ben Haj Yahia: Customizing FPGA Designs using RapidWright
2018/19:
-- Alexandre Abbey: Differential power analysis attack on an FPGA omplementation of AES algorithm
-- Robin Mamie: Designing a multicycle processor in Chisel
-- Frédéric Gessler: A shared-memory parallel implementation of the RePlAce global cell placement algorithm
-- Markus Ding: FPGA Trojan for controlled voltage drop injection
-- Ugo Damiano: Step response characterization of FPGA power delivery networks
2017/18:
-- Alex Ferragni: Attack on Altera FPGAs using bitstreams
-- Martin Chatton: Parallel FPGA routing using recursive net-partitioning
Students who are currently doing their semester projects under my supervision:
* Cédric Holzl: Secure routing against crosstalk-attacks on FPGAs
* Morten Petersen: Xilinx Series-7 FPGA Routing Architecture Analysis
* Gaietan Renault: Experimental comparison of voltage sensors on FPGAs
* Markus Ding: Parallel FPGA Router compatible with VPR 8.0
Students who completed their semester projects under my supervision:
2019/20:
-- Dorian Ros: Mutual Information analysis of an FPGA implementation of the AES encryption algorithm
-- Mathieu Caboche: GPU acceleration of electromagnetic time-reversal algorithm
-- Sacha Coppey: Design and performance evaluation of dataflow-enabled domain-specific CGRAs
-- Ahmed Ben Haj Yahia: Customizing FPGA Designs using RapidWright
2018/19:
-- Alexandre Abbey: Differential power analysis attack on an FPGA omplementation of AES algorithm
-- Robin Mamie: Designing a multicycle processor in Chisel
-- Frédéric Gessler: A shared-memory parallel implementation of the RePlAce global cell placement algorithm
-- Markus Ding: FPGA Trojan for controlled voltage drop injection
-- Ugo Damiano: Step response characterization of FPGA power delivery networks
2017/18:
-- Alex Ferragni: Attack on Altera FPGAs using bitstreams
-- Martin Chatton: Parallel FPGA routing using recursive net-partitioning